ATTORNEY'S DOCKET NO: 200309970-1

IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Paul Mantey et al.

Serial No: 10/662,034

Filed: September 12, 2006

For: Communications Bus Transceiver

Examiner: Matthew D. Spittle

Art Unit: 2111

RULE 131 DECLARATION

- I, David R. Maciorowski, do hereby declare that:
- 1. I am David R. Maciorowski. I am an inventor of the subject matter claimed in the above-referenced patent application. I am, and at all relevant times have been, an employee of Hewlett Packard Company, to which I have assigned all right, title, and interest in the subject matter of the above-referenced patent application.
- 2. Before September 9, 2003, I and the other named inventors of the above-referenced patent application actually reduced to practice, in the United States, a system which implemented all of the limitations of the claims of the above-referenced patent application, as those claims were presented on June 21, 2007.

- 3. More specifically, before September 9, 2003, I and the other inventors of the above-referenced patent application reduced to practice the Manageability Communications Bus shipped in the 2nd generation Hewlett Packard Keystone and Matterhorn systems, known publicly as the rx8620, rx7620, rp8420, and rp7420 systems. The Manageability Communications Bus, embodiments of which are described in this patent application, improved the efficiency of the I2C communication protocol, allowing greater bandwidth of communication between cell controllers and the system controller, and improving firmware update times within the system. This system included at least the features described in the attached signed and witnessed Invention Disclosure document.
- 4. Certain dates have been redacted from the attached Invention Disclosure document. All of the redacted dates are earlier than September 9, 2003.

I further declare under penalty of perjury pursuant to the law	N S
of the United States of America that the foregoing is true and	
correct, and that this declaration was executed by me on	
, 20, in the city of,	
state of	
David R. Maciorowski (Declarant)	





INVENTION DISCLOSURE

PDNO 277309977 DATERCVD

ATTORNEY LPG

Instructions: The information contained in this document is COMPANY CONFIDENTIAL and may not be disclosed to others without plan authorization. Submit this disclosure to the HP Legal Department as soon as possible. No patent protection is possible until a patent application is authorized, prepared, and submitted to the Government.

Descriptive Title of Invention: Method and Apparatus for an I2C Bus Transceiver with FIFOs, automatic retry, byte timers, fair arbitration, and automatic, programmable CRC generation.

Name of Project: ROME-X

Product Name or Number: RP8420 (Follow on to RP8400)

Was a description of the invention published, or are you planning to publish? If so, the date(s) and publication(s). No.

Was a product including the invention announced, offered for sale, sold, or is such activity proposed? If so, the date(s) and location(s): No

Was the invention disclosed to anyone outside of HP, or will such disclosure occur? If so, the date(s) and name(s) No.

If any of the above situations will occur within 3 months, call your IP attentey or the Legal Department new at 1-898-4919 or 970-898-4919.

Was the invention described in a lab book or other record? If so, please identify (lab book #, etc.)

Yes - Verilog files and Word specification documents.

Was the invention built or tested? If so, the date,

Yes - Development is underway

Was this invention made under a government contract? If so, the agency and contract number. No.

Description of Invention: Please preserve all records of the invention and attach additional pages for the following: Each additional page should be signed and dated by the inventor(s) and witness(es).

- A Description of the construction and operation of the invention (include appropriate schematic, block, & timing diagrams drawings, samples, graphs, flowcharts, computer fistings, test results, etc.)
- Advantages of the invention over what has been done before.
- C Problems solved by the invention.
- D. Prior solutions and their disadvantages (if available, attach copies of product literature, technical articles, patents, etc.).

Signature of Inventor(s): Pursuant to my (pur) employment agreement, I (we) submit this disclosure on this date. I February 11, 2003.

00312357	Paul J. Mantey	Tou tellands	898-3807 MS 3U-B5	40NS-FSTL
Employee No.	Name	Signature	Telnet Mailstop	Entity & Lab Name
00592064	Mike D. Young	11/2/11/9	898-4766 MS 3U-B5	40NS-FSTL
Empleyee No	Name	Signature	Telnet Mailstop	Entity & Lab Name
00244173	David R. Maciorowski	1 CAN E	898-6261 MS 3U-B5	40NS-FSTL
Employee No.	Name	Skgnature	Telnet Mailstop	Entity & Lab Name
Employee No	Name (If more than four inven	Signature Nors, include additional information on another copy of ti	Telnet Mailstop his form and attach to this do	Entity 8 Lab Name current!

INVENTION DISCLOSURE	COMPANY CONF	IDENTIAL PAG	3E OF	
Signature of Witness(es): (Please by to obtain the sig	gnature of the person(s) to whom inven	tion was first displosed i 😩	and the second s	
The invention was first explained to, and under	rstood by, me (us) on this	date: [
Full Mame	,Signature /		Date of Signature	
harmonia shown Kranger 1	Bogarero : Cora		Cate of Signature	
Michael & Days	Held I h			
Inventor & Home Address Information: ## mid	ze than four inventors, include adult inf	ormation on a copy of this form 8	attach to this document)	
Inventor's Full Name				an and a second
Paul J. Mantey Street				
5212 Greenview Drive				_
Diy		State	z Zip	
Fort Celtins, CO 80525 Do you have a Residential P.O. Address? P.O. BOX	City	State	i Zp	personan-
No.				
Greeted as (niconante, middle name, etc.)		Citizenship U.S.		
Inventor's Full Name				
Michael D. Young				
Street				
1766 DeWesse Street	-			
Sity		State	g Zip	
Fort Collins, CO 80526				
Do von have a Residential P.O. Address? P.O. BOX	City	State	2 Zup	
Gipeted as (milkhame iniddle name, atc.) Mike		Citizenship U.S.		
Inventor's Full Hame				
David R. Macrorowski				
Sheet				
2043 Blue Mountein Road				
Ody.		State	: Zip	
Longmont, CO 80564				
Do you have a Presidential P.O. Address? P.O. BOX	Olly	State	žp.	
Gressed as (nickname, modile name, etc.)		Citizenship		-
Dave		U.S.		
rventors Full Name				
Sweet		in the second comments are a second comments of the second comments		
	monthéireach feamhláis reiseanna mach mhair Probain i meann	Sum	70	. 76
Do you have a Residental P.O. Address? P.O. BOX	City	Stare	Σip	
Graeted as Institueine modele name efc:		Cifzenship		
and the second s		wearsing		

De	scription of invention:	be signed and dated by the inventor(s) and witness(es).	, -	
A.	Description of the cons graphs, flowcharts; con	truction and operation of the invention (include appropriate schen nputer listings, test results; etc.)	natic, block, & timing diagrams; s	frawings; samples.
			,	#
				*,
				•
В.	Advantages of the in-	ntion over what has been done before.		-
Ę2.	Advantages or the live	mion over what has been done before.		
C.	Problems solved by the	invention.		AND DESCRIPTION OF THE PROPERTY OF THE PROPERT
D.	Prior solutions and their	disadvantages (if available, attach copies of product literature, to	echnical articles, patents, etc.).	

 A) Description of the construction and operation of the invention (include appropriate schematic, block. & timing diagrams; drawings; samples; graphs; flowcharts; computer listings; test results; etc.)

The MCB (Manageability Communications Bus) design consists of two primary (send and receive) state machines, each with an attached FIFO. The state machines and FIFOs interface to a previously purchased TWSI (Two Wire Senal Interface, e.g. 12C) masteristace ore as shown in the diagram.

Sending Messages:

To send a message, the host processor writes the destination address. The processor them writes the payload data to the send FIFO. The processor must write an intrimum of one byte to the send FIFO between writing the message length register. The process of writing the message length register initiates the transmission. The send state mechanical address and the first data byte in the meast-relevance can dimitiate a command to the core to send the data byte to the destination address. The processor continues to lead the complete message into the FIFO (the FIFO provides a low-water mark to indicate to the processor that it could except more data without staffing the transmission bus). Once the message has been completely sent, the send machine initiates a read command for the slave core. The slave core them returns a chocknown or CRC byte which has been calculated during the necessary was excessibly transmitted and that the checksown or CRC byte matched the expected value. This interface, from the send state machine in the processor, is implemented via interrupts, internal source and error/states recisions.

Automatic Retry.

If the master did not successfully negotiate for the bus (arthristion loss) or it targeted a device that was not present or not operating (sieve nat), the master will automatically ratry the message at the next instance that it detects the bus is fee. There are three conditions for automatic ratry; it has to be enabled in the register set 2) the start of the message must still be in the FIFO, and 3) the number of retries that has occurred for this particular message must not present a user defined in.

Fair Arbitration.

Automatic retry cuts down on the processor overhead required to send missages, but if also results in a highly organized his. That is, if a quile fleely that several different masters will have pending messages in their queue during the time which another device owns the bus. Once the original owner completes the transaction, the other master what is sending to the times address, or is the first to send a unique low date bit, will always win the bus master that is sending to the towest address, or is the first to send a unique low date bit, will always win the push that is possible, therefore, for bus insensates to never grain access to the bus due to their promity level. By attering their business times (the limer mechanism that senses when the bus becomes free) in a round-robin fashion (adding a constant malibility by a proving level it is assestible for these devices to goin access to the bus.

Receiving Messages,

When the store edd of the mesterbase TWS Loor is targeted as a slove, the recover machine it a clinicated, laking data from the TWSI core and storing it in the nevelve FIFO. The receive machine will continue responding to the TWSI core, moving data from the core and placing it into the receive FIFO until the end of the message is signated by the master. The receive message exceeds the FIFO, a high value mark, and then a full mark both rigger independent interrupts to the processor indicating a foll-stitus in the FIFO. Once the entire message has been sentificately a form the size of the

Byte Timers:

In the event that a bus master or stave locks up the IZC bus, a byte-time vatch-log has been implemented to torce all of the devices of of the bus and then allow those that are still unbonate to re-connect to the bus for instance, if a host processor were to crash before it was able to service a receive interrupt indicating that the receive FFPO was cetting thit, then the FIFO would continue to fill, and not fillion the FIFO, the receive machine would stall the IZC has until the FIFO was empired sufficiently to allow more data to be written to it. This stall could last indefinitely unless a pity incervas implemented. Byte liners in each orce that attached to the bits would rigger at roughly the same time and flush their FIFOs of pending messages. They would also signal to their host processors that a byte timeout event has occurred on the bus. The falled processor would not (Reidy) see this timeout event. However, the receive FIFO attached to this machine would be flushed, and the transaction would not reliable.

Failed processor detection mechanism:

in the above scenario, defecting which host processor had failed would be difficult. Any subsequent messages written to this device would cause a byte timeout failure to re-occur. Perhaps the other bus transceiver hosts would detect that sends to this particular, failed host, cause repetated byte timeouts and therefore. this device would be removed from the list of acceptable targets. However, there would be no information available as to why the particular device had failled.

However, if the MCB were designed to detect such a failed processor condition, it could automatically do one, or both of the following:

- a) Attempt to reset the host processor and bring it back from a crashed state. A signal could be brought out of the MCB machine that when wired to the processors watchdog controller would cause a processor hard reset to occur in the above mentioned scenario. If this failed to bring back the host processor, then the other MCB machine would attempt the second option.
- b) Enable a direct connection between the slave IZC device in the mealer/slave core and the processor bus and send a message to the other bus hosts that a failure condition exists on this particular device. The other devices could then access the failed processor bus via the IZC bus and attempt to diagnose the mechanism that caused the processors failure. This would greatly benefit the system designors in debugging any system failure.

B) Advantages of the invention over what has been done before

-This invention implements an I2C bus with send and receive FIFOs, multi-master support, automatic retry, and fair arbitration in order to improve both bandwidth and stability of the communications link.

- a. The Sand and Receive FIFOs roduce the interrupt latency on the bus. They effectively hide the processor interrupt service routine delay through proper setting of high-water (for receive) and low water (for send) marks within the FIFOs.
- b. Multi-master support increases the bandwidth of the bus since the devices do not have to request the bus from a single master. Each device can arbitrate for the bus directly and monitor the state of the bus to determine if this wo no arbitration.
- Automatic retry capability allows for a master with a pending transaction to automatically rearbitrate for the bus once the previous owner of the bus finishes mastering a transaction.
- d. The fair arbitration scheme overcomes the inherent I2C protocol problem where the device sending the lowest larget address (or if the larget addresses are the same, the device which sends the first unique low data bit wins the bus.
- e. Automatic checksum or CRC generation reduces processor overhead in message transactions.

() Problems solved by the invention,

- a. This invention allowed for an I2C bus to operate at near peak-bandwidth by eliminating the interrupt-on-byte latency strough the addition of FIFOs and by separating the send and receive buffers into separate, statemachine controlled entities.
- It permitted four masters of a similar type, doing concurrent work (booting a system) to gain access to the bus by providing a fair arbitration.
- The need for a higher speed link between the manageability processor and the four cell processors was met without modifying the physical liganut of the IZD bus between the five devices (increased bus bendwidth without modifying the physical bus (opology).
- Prior solutions and their disadvantages (if available, attach copies of product literature, technical articles, patents, etc.)

- a Clider two-wire bits protocols (e.g. SMBus or I2C) supported multi-master configurations (5 masters on one bits), and could operate at 100 or 400 kHz with interrupt-on-byte processor interface. Fair arbitration was guaranteed by the inharent randomness of interrupt service routine talences within the processor.
 - Interrupt-on-byte mechanism means that for every byte transmitted, the turn must staff for the lenges in thempts service routine time (receiving reconsist interrupt to read the byte from the receive buffer or transmitting processor interrupt to place the next byte into the transmit buffer). At 100 kHz, the transmission of one byte takes ~100 used. The typical interrupt service time of a microcontroller in this application can vary from ~75 ~150 used (or longer, depending upon load conditions). Thus, the interrupt overhead adds 75 to 150% latency to the bus. In other words, where as a 100 kHz bus has a theoretical peak bendwidth of 11 KB/sec, this interrupt latency reduces the theoretical bandwidth of the bus to approximately 4 ~ 5.7 KB/sec
 - ii. While the randomness of the delay in the interrupt response time does allow, statistically, for all 5 processors to access the bus in a fair manner, the wait period for the bus to become free is unreasonably long.
- b. There are ofter higher speed protocols available (e.g. Ethernet, USB, etc) with higher bandwidths, but these protocols have generally more expensive IP or routing fabrics (require the use of magnetics, bubs. expensive IP, complicated drivers, etc.).

